Group : router_pkg::router_coverage::cg_collision_scenarios
dashboard | hierarchy | modlist | groups | tests | asserts

Group : router_pkg::router_coverage::cg_collision_scenarios
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
0.00 0.00 1 100 1 1 64 64


Source File(s) :
/scratch/cs199-buw/UVM_Practice/Router_UVM/env/router_coverage.svh

1 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
tb_top.me.obj.cg_collision_scenarios 0.00 1 100 1 64 64




Summary for Group router_pkg::router_coverage::cg_collision_scenarios

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 10 10 0 0.00
Crosses 7 7 0 0.00


Variables for Group router_pkg::router_coverage::cg_collision_scenarios
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_collision 2 2 0 0.00 100 1 1 0
cp_enable_during_collision 2 2 0 0.00 100 1 1 0
cp_priority_during_collision 2 2 0 0.00 100 1 1 0
cp_collision_transitions 4 4 0 0.00 100 1 1 0


Crosses for Group router_pkg::router_coverage::cg_collision_scenarios
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cross_collision_enable 3 3 0 0.00 100 1 1 0
cross_collision_priority 2 2 0 0.00 100 1 1 0
cross_collision_enable_priority 2 2 0 0.00 100 1 1 0



Group Instance : tb_top.me.obj.cg_collision_scenarios
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
0.00 1 100 1 64 64




Summary for Group Instance tb_top.me.obj.cg_collision_scenarios

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 10 10 0 0.00
Crosses 7 7 0 0.00


Variables for Group Instance tb_top.me.obj.cg_collision_scenarios
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_collision 2 2 0 0.00 100 1 1 0
cp_enable_during_collision 2 2 0 0.00 100 1 1 0
cp_priority_during_collision 2 2 0 0.00 100 1 1 0
cp_collision_transitions 4 4 0 0.00 100 1 1 0


Crosses for Group Instance tb_top.me.obj.cg_collision_scenarios
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cross_collision_enable 3 3 0 0.00 100 1 1 0
cross_collision_priority 2 2 0 0.00 100 1 1 0
cross_collision_enable_priority 2 2 0 0.00 100 1 1 0


Summary for Variable cp_collision

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 2 0 0.00


User Defined Bins for cp_collision

Uncovered bins
NAMECOUNTAT LEASTNUMBER
collision 0 1 1
no_collision 0 1 1



Summary for Variable cp_enable_during_collision

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 2 0 0.00


User Defined Bins for cp_enable_during_collision

Uncovered bins
NAMECOUNTAT LEASTNUMBER
enabled 0 1 1
disabled 0 1 1



Summary for Variable cp_priority_during_collision

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 2 0 0.00


User Defined Bins for cp_priority_during_collision

Uncovered bins
NAMECOUNTAT LEASTNUMBER
port_b_wins 0 1 1
port_a_wins 0 1 1



Summary for Variable cp_collision_transitions

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 4 0 0.00


User Defined Bins for cp_collision_transitions

Uncovered bins
NAMECOUNTAT LEASTNUMBER
continuous_idle 0 1 1
continuous_collision 0 1 1
collision_to_idle 0 1 1
idle_to_collision 0 1 1



Summary for Cross cross_collision_enable

Samples crossed: cp_collision cp_enable_during_collision
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 3 3 0 0.00 3
Automatically Generated Cross Bins 3 3 0 0.00 3
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for cross_collision_enable

Element holes
cp_collisioncp_enable_during_collisionCOUNTAT LEASTNUMBER
[no_collision] * -- -- 2


Uncovered bins
cp_collisioncp_enable_during_collisionCOUNTAT LEASTNUMBER
[collision] [enabled] 0 1 1


User Defined Cross Bins for cross_collision_enable

Excluded/Illegal bins
NAMECOUNTSTATUS
collision_when_disabled 0 Illegal



Summary for Cross cross_collision_priority

Samples crossed: cp_collision cp_priority_during_collision
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 2 2 0 0.00 2
Automatically Generated Cross Bins 2 2 0 0.00 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for cross_collision_priority

Element holes
cp_collisioncp_priority_during_collisionCOUNTAT LEASTNUMBER
[collision] * -- -- 2


User Defined Cross Bins for cross_collision_priority

Excluded/Illegal bins
NAMECOUNTSTATUS
no_collision_cases 0 Excluded



Summary for Cross cross_collision_enable_priority

Samples crossed: cp_collision cp_enable_during_collision cp_priority_during_collision
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 2 2 0 0.00 2
Automatically Generated Cross Bins 2 2 0 0.00 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for cross_collision_enable_priority

Element holes
cp_collisioncp_enable_during_collisioncp_priority_during_collisionCOUNTAT LEASTNUMBER
[collision] [enabled] * -- -- 2


User Defined Cross Bins for cross_collision_enable_priority

Excluded/Illegal bins
NAMECOUNTSTATUS
collision_when_disabled 0 Illegal
no_collision_cases 0 Excluded


Summary for Variable cp_collision

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 2 0 0.00


User Defined Bins for cp_collision

Uncovered bins
NAMECOUNTAT LEASTNUMBER
collision 0 1 1
no_collision 0 1 1



Summary for Variable cp_enable_during_collision

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 2 0 0.00


User Defined Bins for cp_enable_during_collision

Uncovered bins
NAMECOUNTAT LEASTNUMBER
enabled 0 1 1
disabled 0 1 1



Summary for Variable cp_priority_during_collision

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 2 0 0.00


User Defined Bins for cp_priority_during_collision

Uncovered bins
NAMECOUNTAT LEASTNUMBER
port_b_wins 0 1 1
port_a_wins 0 1 1



Summary for Variable cp_collision_transitions

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 4 0 0.00


User Defined Bins for cp_collision_transitions

Uncovered bins
NAMECOUNTAT LEASTNUMBER
continuous_idle 0 1 1
continuous_collision 0 1 1
collision_to_idle 0 1 1
idle_to_collision 0 1 1



Summary for Cross cross_collision_enable

Samples crossed: cp_collision cp_enable_during_collision
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 3 3 0 0.00 3
Automatically Generated Cross Bins 3 3 0 0.00 3
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for cross_collision_enable

Element holes
cp_collisioncp_enable_during_collisionCOUNTAT LEASTNUMBER
[no_collision] * -- -- 2


Uncovered bins
cp_collisioncp_enable_during_collisionCOUNTAT LEASTNUMBER
[collision] [enabled] 0 1 1


User Defined Cross Bins for cross_collision_enable

Excluded/Illegal bins
NAMECOUNTSTATUS
collision_when_disabled 0 Illegal



Summary for Cross cross_collision_priority

Samples crossed: cp_collision cp_priority_during_collision
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 2 2 0 0.00 2
Automatically Generated Cross Bins 2 2 0 0.00 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for cross_collision_priority

Element holes
cp_collisioncp_priority_during_collisionCOUNTAT LEASTNUMBER
[collision] * -- -- 2


User Defined Cross Bins for cross_collision_priority

Excluded/Illegal bins
NAMECOUNTSTATUS
no_collision_cases 0 Excluded



Summary for Cross cross_collision_enable_priority

Samples crossed: cp_collision cp_enable_during_collision cp_priority_during_collision
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 2 2 0 0.00 2
Automatically Generated Cross Bins 2 2 0 0.00 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for cross_collision_enable_priority

Element holes
cp_collisioncp_enable_during_collisioncp_priority_during_collisionCOUNTAT LEASTNUMBER
[collision] [enabled] * -- -- 2


User Defined Cross Bins for cross_collision_enable_priority

Excluded/Illegal bins
NAMECOUNTSTATUS
collision_when_disabled 0 Illegal
no_collision_cases 0 Excluded

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%